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Abstract-. A 6-bit 1.2 Gs/s non-calibrated flash ADC in a stan-
dard 45nm CMOS process, that achieves 0.45pJ/conv-step at full
Nyquist bandwidth, is presented. Power efficient operation is
achieved by a full optimization of amplifier blocks, and by inno-
vations in the comparator and encoding stage. The performance
of a non-calibrated flash ADC is directly related to device prop-
erties; a scaling analysis of our ADC in and across CMOS tech-
nologies gives insight into the excellent usability of 45nm tech-
nology for AD converter design.
I. INTROD UCTIO N
Power-efficient WPAN applications push the demand for
high-speed low-power wideband flash ADCs. Low resolution
ADCs with off-chip calibration show efficiencies better than
O.2pJ/conv-step at sampling-rates above IGs/s [I]. However,
the energy consumed to perform and sustain this calibration is
commonly not accounted for. The non-calibrated flash ADC
in standard 45nm CMOS technology reported here demon-
strates an energy efficiency comparable to that of a recent on-
chip calibrated flash ADC in 65nm CMOS [2]. Section II
gives an overview of the architecture of the reported system.
Section III links the efficiency of the preamplifier to transistor
properties and comments on the efficiency improvement ob-
tained. Section IV gives measurements results.
II. ARCHITECTURE
The architecture of the ADC, see fig. I , is based on [3]. A
resistor ladder implements the reference stage that generates
9 reference voltages. The 1st preamplifier stage amplifies the
difference of the differential references and input signal. Two
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Figure I. System view, not shown are bias circuit and clock converter.
Inset: the building block amplifier .
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2-input amplifiers, with there outputs combined are used to
form 4-input differential amplifiers. Combining passive out-
put-averaging and interpolation, 17 differential outputs are
obtained from the 1st stage. These outputs are sampled with a
distributed T/H stage.
The 2nd and 3rd preamplifier stage with passive averag-
ing and interpolation increases the T/H outputs from 17 to 33
and 65 differential outputs respectively. These outputs are
converted to 65 bits using 65 comparators. The center 63 bits
are encoded into a 6-bit binary word with bubble correction
and using an intermediate gray-code.
A. Preamplifier
The preamplifier has the combined function of an ampli-
fier , track-and-hold and interpolator. The difference between
the signal and reference is amplified. The track-and-hold
function is implemented as a distributed T/H stage using
minimum gate length PMOS switches, dimensioned for suffi-
cient bandwidth while keeping channel charge injection ,
clock and signal feed-through low. The T/H stage is preceded
by the first amplifier- and interpolation-stage. This reduces
the relevant voltage-swing across the switch and enables an
increased CM-voltage and thus an increased overdrive volt-
age of the switch, which is beneficial for speed and linearity.
Without interpolation, the input-signal would have to be
compared with 63 references. To keep the variations in input
referred offset of each comparator small, significant area
would have to be spent to compensate for mismatch. The
most critical devices to be scaled are the input devices, which
are the main contributors to the input capacitance of the sys-
tem.
In the presented ADC, interpolation and averaging in 3
steps is used to reduce this input capacitance with a factor 19
to a relative low 200fF. This requires a voltage gain of 9dB
per stage, which can be obtained with reasonable linearity
within the available voltage headroom. By decreasing the
width of the transistors in the second, third and comparator
stage with respectively a factor 2, 4 and 8 compared to stage
one, the total input capacitance per stage is approximately
equal.
With the presented interpolation and averaging scheme,
the preamplifier becomes the dominating factor determining
the ADC bandwidth and power consumption. A full analysis
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to as CI80 to C045. In the analysis the architecture described
in section II is assumed; for this architecture we have imple-
mentations in 3 CMOS technologies to support the theoretical
finding. The implementations in CI30 and CI80 technologies
were published in [8] respectively [3]. This paper presents a
very efficient implementation in C045, see sections II and IV.
In our system the power consumption and bandwidth of
the ADC are determined by the preamplifiers' performance.
The main building block of the preamplifier is the resistor-
loaded amplifier shown in the inset of fig. I. The power con-
sumption , bandwidth and accuracy of this amplifier are in
tum determined by bias settings, aspect ratios of transistors
and by various technology parameters. Clearly then the im-
pact of porting our ADC system across technologies is ulti-
mately dominated by transistor biasing , dimensioning and by
various technology parameters.
The requirements in table I are a trade-off between linear-
ity, gain, accuracy, input range and voltage headroom, typical
for the amplifier implementation to be used in a 6-bit flash
ADC. With these requirements, the only remaining degrees of
freedom in the amplifier design are in the transistor
gatelength (L) and supply voltage (VDD) . In the trend analyses
in this section, the VDD is set to 1.8V for C180 and 1.2V for
C130-C045 respectively, leaving only the transistor length L
as degree of freedom per technology. The amplifier is loaded
by an equal amplifier to resemble the capacitive load de-
scribed in section II. Assuming first order transistor models
(e.g. square law behaviour) the relations in table I would re-
sult in power consumption (P) and bandwidth (BW) that both
are inversely proportional to the square of the transistor
length: P cJJ L-2 and BW cJJ L-2•
Differences in P(L) and BW(L) between various technolo-
gies can then be attributed to transistor properties. It appears
that mainly differences in mobility reduction, matching prop-
erties and parasitic capacitances are dominant in differences
between P(L) and BW(L) curves for various technologies.
To clearly show these differences, fig. 3a and fig. 3b give
respectively a simulated (using MMII /PSP device models
[5,6]) p(L)-e curve and a simulated BW(L)·L 2 curve for 5
CMOS technologies. For readability reasons, these curves are
normalized with respect to the value for a C180 technology
when using L=20flm, yielding
of scaling properties of the amplifier and the complete ADC
in and over technology is presented in section III.
B. Comparators
The comparators are based on the sense amplifier pre-
sented in [4], see fig. 2, and replace the static latched compa-
rators used in the [3]. This circuit consists of two integrator
stages. A clock signal switches the comparator between the
reset and regeneration phase. In the reset phase, as VCLK is
low, the intermediate nodes (VINTI and VINT2) are pulled to
V0 0 while the output nodes are pulled to ground. In the rege-
neration phase, the first stage pulls the common mode voltage
at the intermediate nodes from Voo to ground. An imbalance
at the input results in unequal discharging currents. The re-
sulting differential mode voltage at the intermediate nodes is
amplified to the output nodes by the intermediate transistors
in combination with the cross-coupled invertors. The inter-
mediate transistors will pull the common mode voltage at the
output nodes from ground to VDO• While charging, the posi-
tive feedback of the inverters starts to dominate over the in-
termediate gain and one output node is charged further to VDO
while the other node is discharged to ground. This should
happen before the input transistors of the first stage are forced
into triode. The input transistors of the first stage are biased
close to weak inversion for maximum current efficiency
gm/ID.
The dynamic nature of this circuit yields little memory ef-
fect, high speed operation, and low power consumption: only
1mW at 1.20s/s for 65 comparators.
C. Encoding
The center 63 bits are encoded into a 6-bit binary word in
3 pipe lined steps. After each step the intermediate digital
code is clocked into flip-flops. For the first step a bubble cor-
rection is implemented which can correct single bubbles . The
next step incorporates robustness against meta-stability errors
of the comparators exploiting a segmented 15-bit balanced
gray-code. This intermediate coding step minimizes the num-
ber of bit-transitions and homogeneously distributes transi-
tions from LSB to MSB. In the final step the 15-bit interme-
diate gray code is decoded into the final 6-bit binary output
code. This approach leads to efficient encoding with low
power consumption of 3.2mW at 1.20s/s.
III. SCALING ANALYSIS
In this section, the scaling properties of non-calibrated 6-bit
flash ADCs over 5 CMOS technologies from 180nm to 45nm
are analyzed. In the analysis these technologies are referred
VCLK
-fjl--H
Figure 2. Dynamic comparator; the 2nd integrator prov ides intermediate
voltage gain and positive feedba ck.
TAB LE I. AMPLIFIER/SYSTEM REQUIREMENTS
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Figure 3. a) Normalized power consumption and b) normalized bandwidth
as a function of gateiength L for 5 technologies
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Figure 4. Flash ADC FoM versus sample rate. Curves arc FoM according to
(3) for P=I, the arrow is the shift when going to P=Ys. Crowns are the
presented ADC and the C130 and Cl80 implementations [8,3]. Other data
points are non-calibrated (X) and calibrated (+)flash ADC from [1,2,9].
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generations improves the FoM (a factor 3.5 from C180 to
C045) and improves the maximum attainable sample rate.
This maximum attainable sample rate is reached at minimum
transistor length, which obviously can be smaller in newer
CMOS generations.
In the ADC in C045 technology presented in this paper,
with interpolation and averaging, the factor [3=1f8 while non-
minimum length transistors are used in our design. The arrow
in fig. 4 starts at the point corresponding to FoM(C045,LusecJ
for ~=I and ends at the FoM for [3=1f8. The difference be-
tween the end of the arrow and the actual (measured and
simulated) FoM is due to power spent in other parts of the
ADC, the term Pother in (3). The same reasoning can be fol-
lowed for the CI30 and CI80 ADC using the dotted lines in
fig. 4. Due to innovations in the comparator stage and in the
digital encoder, see section II, for our realisation Pother is very
small. The measured FoM of our ADC in C045 technology
corresponds to the crown symbol marked C045 in fig. 4.
For benchmarking reasons, data points with published
FoM and sample rate are included in fig. 4. The crown
marked C045 is the system presented here including full op-
timization and innovations in digital and comparators. The
other 2 crowns are the same system , without these optimiza-
tion and innovations, in CI30 and CI80 [8,3]. Crosses (X)
represent non-calibrated flash ADCs and plusses (+) cali-
brated flash ADCs in literature [1,2,9].
The ADC presented here is designed for digitization of
528MHz UWB signals and distinguishes itself from other
ADCs in fig. 4 by obtaining good efficiency and a low input
capacitance while not using any type of calibration. Its per-
formance is comparable to the state-of-the-art on-chip cali-
brated ADC in 65nm CMOS in [2]. This demonstrates that
the energy efficiency advantage of digital calibration is on par
with migration to the next technology node.
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Note that these curves would be completely flat for first order
MOS transistor behaviour. Within technologies, £ drops a
factor 4 towards smallest L, mainly caused by mobility reduc-
tion [7]. Between technologies £-reduction is mainly caused
by AVT reduction. The impact of mobility reduction towards
short L is also apparent in BW. The BW towards short L is
further reduced by parasitic transistor capacitances [7].
The P(teehnology,L) and BW(teehnology,L) can be used
to estimate the energy efficiency FoM for the complete ADC.
The conventional definition of the FoM is
PADe
FoM = ENOB@ DC
2 . !,nmple
and its expansion for the presented analysis is
F: M( h I L) = p' P(teehnology,L)+ P"ther (3)
o tee no ogy, 2 ENOB@DC .2. j3. BW(teehnology, L)
In (3) the factor p is the sum of the relative contribution to the
power consumption by the amplifiers in the first, second and
third preamplifier stage. For the analyzed system, see section
II, p=2'9 +17/2 +33/4 =34 .75 and will be kept invariant over
all technologies. PADe is the power consumption of the total
ADC, and Pother is the power consumption in the ADC outside
the amplifiers. For our analyses and chip realisations
ENOB;: 5.5. In a single stage flash ADC the sample rate usu-
ally is twice the bandwidth of the amplifiers. For flash ADCs
with averaging and interpolation the sample rate is lower,
which is accounted for by the factor [3.
This FoM(teehnology,L) in (3) is plotted in fig. 4 for [3=1. In
fig. 4, each curve corresponds to a certain technology, while
the curves are created by sweeping the amplifier transistors'
length. The curves show that porting to newer CMOS
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Figure 7. 2ndand 3'dHarmonic, SNR and SNDR vs. ("mple, lin=fNyqu;<t.
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IV. MEASUREMENTS
The ADC is fabricated in a standard 45nm CMOS process
and occupies O.Imrrr' active area, see fig. 5 for a die photo-
graph. INL and DNL<0.6LSB for the full input range, see fig.
6. Nonlinearity associated with averaging and interpolation
towards the outer codes is effectively eliminated using a
Moebius band construction [10].
Fig. 7 shows distortion, HD2 and HD3, SNR and SNDR
at the output for various sample rates. The input signal fre-
quency is at Nyquist for each sample rate. The SNDR stays
flat until 1.2 Gs/s, Thereafter, it drops due to bandwidth limi-
tations of the amplifiers.
Fig. 8 shows distortion, HD2 and HD3, SNR and SNDR
at the output, sampled at 1.20s/s while sweeping the input
frequency from 10MHz to 700MHz. The ERBW is above
600MHz and the ENOB at DC is 5.7. Power consumption of
the ADC core, bias-circuit, and clock-converter excluding
output buffers is 28.5mW (25.3mW analog and 3.2mW digi-
tal), with VDD at 1.2V. This results in an energy efficiency of
0.45pJ/conv-step.
Figure 8. 2ndand 3'dHarmonic, SNR and SNDR vs. lin, C,mple=1 .2Gs/s.
REFERENCES
P] B. Verbruggen P. Wambacq, M. Kuijk and G. Van der Plas, "A 7.6
mW 1.75 GS/s 5 bit flash AID converter in 90 nm digital CMOS",
IEEESymp. on VLSr Circuits, pp. 14-15, June 2008
[2] L.M. Chun Ying Chen and K. Kwang Young, "A low power 6-bit flash
ADC with reference voltage and common-mode calibration", IEEE
Symp. on VLSI Circuits, 2008, pp.12- I3
[3] P.C.S. Scholtens and M. Vertregt, "A 6-b 1.6-Gsample/s flash ADC in
0.18-um CMOS using averaging termination", IEEE JSSC, vol.37,
no.12, pp. 1599-1609, Dec 2002
[4] D.Schinkel , E.Mensink, E.Klumperink, E. van Tuijl and B.Nauta, "A
Double-Tail Latch-Type Voltage Sense Amplifier with 18ps
Setup+Hold Time", Proc ISSCC, pp. 314-605, 2007.
[5] MOSmodelMMII " [Online]Available:
http://www.nxp.com/models/mos models/modeill /index.htmi
[6] MOSmodelPSP" [Online] Available:
http://www.nxp.com/models/mosmodels/psp/index.html
[7] M. Vertregt and P.C.S. Scholtens, "Assessment ofthe merits ofCMOS
technology scaling for analog circuit design", Proc. ESSCIRC, 2004,
pp. 57-63, 21-23 Sept. 2004
[8] P.C.S. Scholtens D. Smola, and M. Vertregt, "Systematic power
reduction and performance analysis of mismatch limited ADC
designs", ISLPED '05, pp.78-83
[9] B. Murmann, "ADC Performance Survey 1997-2008", Available:
http: //www.stanford.edu/-murmann/adcsurvey.html
[10] R. van de Plassche, "CMOS Integrated Analog-to-Digital and Digital-
to-Analog Converters", Kluwer Academic Publishers, Dordrecht, The
Netherlands, 2003
600500300 400
Inputfrequency (MHz]
200100
V. CONCLUSIONS
A non-calibrated 6-bit flash ADC with an energy efficien-
cy of 0.45pJ/conv.step at a sample rate of 1.20Hz is pre-
sented. This low FoM was achieved by full optimization of
the amplifiers, by innovations in the digital encoding and in
the comparators, and by taking full advantage of the capabili-
ties of 45nm CMOS technology . The scaling analysis com-
bined with simulated and measured performance shows that
this achieved FoM is very close to the minimum FoM possi-
ble for 45nm CMOS, at 1.20s/s for our interpola-
tion/averaging architecture. Furthermore, the scaling analysis
and benchmarking suggests that energy efficiency advantage
of digital calibration is on par with migration to the next
technology node.
Figure 5. Die photograph.
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